Design and VHDL implementation of a high-speed, low-latency Reed-Solomon decoder, developed during my MSc thesis collaboration between UPV and Politecnico di Milano.
Publication
Design and VHDL implementation of a high-speed, low-latency Reed-Solomon decoder, developed during my MSc thesis collaboration between UPV and Politecnico di Milano.